diff options
author | tlatorre <tlatorre@uchicago.edu> | 2018-08-14 10:08:27 -0500 |
---|---|---|
committer | tlatorre <tlatorre@uchicago.edu> | 2018-08-14 10:08:27 -0500 |
commit | 24c8bcfe7f76b20124e2862ea050f815c0f768e7 (patch) | |
tree | e5bdbd638a2c7f38f1c094cc9e95cbdfe05b9481 /dqxx.h | |
parent | 0b7f199c0d93074484ea580504485a32dc29f5e2 (diff) | |
download | sddm-24c8bcfe7f76b20124e2862ea050f815c0f768e7.tar.gz sddm-24c8bcfe7f76b20124e2862ea050f815c0f768e7.tar.bz2 sddm-24c8bcfe7f76b20124e2862ea050f815c0f768e7.zip |
move everything to src directory
Diffstat (limited to 'dqxx.h')
-rw-r--r-- | dqxx.h | 68 |
1 files changed, 0 insertions, 68 deletions
@@ -1,68 +0,0 @@ -#ifndef DQXX_H -#define DQXX_H - -#include "event.h" -#include "dict.h" - -extern char dqxx_err[256]; - -/* bits used in the DQCH title bank. */ - -#define KDQCH_TABLE 10 - -/* PMT cable in (0), out or unknown tube type (1) */ -#define KDQCH_B_PMT_CABLE 0x1 -/* PMTIC channel resistor present (0), not present (1) */ -#define KDQCH_B_PMTIC_RESISTOR 0x2 -/* Channel sequencer enabled (0), disabled (1) */ -#define KDQCH_B_SEQUENCER 0x4 -/* 100ns trigger enabled (0), disabled (1) */ -#define KDQCH_B_100NS 0x8 -/* 20ns trigger enabled (0), disabled (1) */ -#define KDQCH_B_20NS 0x10 -/* 750 Ohm terminator OK (0), blown (1) */ -#define KDQCH_B_750OHM 0x20 -/* Qinj OK (0), malfunctioning i.e. Large/Small/Bad (1) */ -#define KDQCH_B_QINJ 0x40 -/* 100 ns trigger OK (0), dead (1) */ -#define KDQCH_B_N100 0x80 -/* 20 ns trigger OK (0), dead (1) */ -#define KDQCH_B_N20 0x100 -/* operational (0), not operational (1) */ -#define KDQCH_B_NOT_OP 0x200 -/* logical OR of bits 0-9 */ -#define KDQCH_B_BAD 0x400 -/* Bits 16-24 represent the voltage threshold, and bits 24-32 represent the - * voltage threshold zero. */ - -/* bits used in the DQCR title bank. */ - -#define KDQCR_TABLE 10 - -/* Crate present (0), not present (1) */ -#define KDQCR_B_CRATE 0x1 -/* MB present (0), not present (1) */ -#define KDQCR_B_MB 0x2 -/* PMTIC present (0), not present (1) */ -#define KDQCR_B_PMTIC 0x4 -/* DAQ readout (eCPU) online (0), offline (1) */ -#define KDQCR_B_DAQ 0x8 -/* Daughter cards all present (0), 4 bit mask of present DC. - * Channel i associated with DC at bit DC + i/8. */ -#define KDQCR_B_DC 0x10 -/* OR of bits 0-7, 2-15. - * This is deemed to mean 'slot operation', as it is an OR of crate, slot, db, - * etc. operational. */ -#define KDQCR_B_SLOT_OP 0x100 -/* GT mask for crate, i.e. is this crate receiving global triggers. */ -#define KDQCR_B_GT 0x200 -/* Crate on-line (i.e. is being read out by ECPU). */ -#define KDQCR_B_CR_ONLINE 0x400 -/* or of bit 0 (SNO crate present) and bits 16-31 (HV bits). */ -#define KDQCR_B_CR_HV 0x800 -/* HV relays all on (0), 4 bit mask of relays on. */ -#define KDQCR_B_RELAY 0x1000 - -int dqxx_init(dict *db, event *ev); - -#endif |